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ABSTRACT

A method and system of controlling half-bridge DC-DC
converters to achieve Zero Voltage Switching (ZVS) for at
least one of the switches. The soft-switching half-bridge
DC-DC converter system includes soft-switching for all
switches by adding an additional branch with a switch and
a diode across the primary side of an isolation transformer
and by applying a Duty-Cycle Shifted PWM Control.
19 Claims, 6 Drawing Sheets
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Electronics, Vol.29, No.1, pp.121-125, 1993. Unfortunately,
this scheme leads to asymmetric disadvantages because the
two switches operate at different width of duty cycles. See
Weiyun Chen; Peng Xu; Lee, F. C., "The optimization of
5 asymmetric half bridge converter",Applied Power Electronics Conference proceedings, 2001, pp. 703-707. The voltFIELD OF THE INVENTION
ages across the leg's capacitors are not identical which result
This invention is related to half-bridge direct currentin both the current stresses on the primary-side switches and
direct current (DC-DC) converter power supplies and more
the voltage and current stresses on the secondary-side recparticularly, to a new duty-cycle shifted Pulse Width Modu- 10 tifiers being not identical. This condition requires the use of
lation (PWM) control scheme for half-bridge DC-DC
higher voltage rate rectifiers that in turn degrades the rectification efficiency due to the higher voltage drop and higher
converters to achieve Zero-Voltage-Switching (ZVS), and to
reverse recovery losses. Moreover, because the DC voltage
a novel improved half-bridge ZVS DC-DC converter.
gain of the converter is nonlinear, for the same input voltage
BACKGROUND AND PRIOR ART
deviation, a larger duty cycle range is needed, resulting in
15 further degrading in the converter performance. As a result,
With the increasing demand for higher power density in
this asymmetric control is not suited for wide input voltage
DC-DC conversion with much improved dynamic
range applications such as 36V-75V input Telecom modperformance, converter switching frequency continues to
ules.
increase to reduce the size and cost of passive components.
To reduce the duty cycle variation range and voltage
However, with increased switching frequency, a soft switch- 20 stresses applied to rectifiers, an asymmetric winding strucing operation becomes more desirable to reduce the
ture was proposed. See Simon, Fraidlin, Valery I. Meleshin,
increased switching losses. For isolated DC-DC
"Reduced voltage stress asymmetrical DC-to-DC converter
converters, the phase-shifted full-bridge topology can
using first and second transformers having differing turns
achieve Zero-Voltage Switching (ZVS) for its four primaryratios" U.S. Pat. No. 5,754,413. (1998), which is said to
side switches without adding additional switches, and the 25 allow the use of lower voltage rate rectifiers to improve the
leakage inductance of transformer and junction capacitance
efficiency. Unfortunately, the asymmetric power delivering
of the Metal-Oxide Semiconductor Field-Effect Transistors
is still a problem that limits the power delivering efficiency.
(MOSFET) are rationally utilized to achieve soft switching
See Weiyun Chen; Peng Xu; Lee, F. C., "The optimization
of asymmetric half bridge converter", Applied Power Elecwithout penalties. See R. Redl, N. 0. Sokal, L. Balogh, "A
novel soft-switching full-bridge converter: analysis, design 30 tronics Conference proceedings, 2001, pp. 703-707.
Asymmetric half-bridge is not suitable for wide input
considerations, and experimental results at 1.5 kW, 100
voltage range due to asymmetric voltage and current stress.
kHz", IEEE Power Electronics Specialists Conference
The symmetric control scheme for half-bridge has no asymRecords, 1990, pp.162-172. For high-input-current
metric penalties; but the switches operate at a hard switching
DC-DC converters, full bridge is preferred owing to lower
current stresses, good magnetic core utilization and no 35 condition leading to undesirable switching losses and lower
efficiency.
leakage inductance related ringing and losses. However, the
complexity of the full-bridge is almost highest among the
SUMMARY OF THE INVENTION
conventional topologies due to its large number of switches,
It is an important object of this invention to provide a
and ZVS switching cannot be achieved at light load. See
novel control system for half-bridge DC-DC converters to
Praveen K. Jain; Harpreet Sain, "full bridge DC-DC 40 achieve zero-voltage switching (ZVS).
Converter", 2000 U.S. Pat. No. 6,016,258.
It is a further object of this invention to provide a soft
Active-clamp forward topology is another typical
switching operation for half-bridge DC-DC converters to
example to realize ZVS by utilizing the transformer leakage
reduce the switching losses and transformer leakage inducinductance, magnetizing inductance and MOSFETs junction
tance related losses without asymmetric penalties.
capacitances. See Cobos, J. A.; Garcia, O.; Uceda, J.; 45
It is a further object of this invention to provide a novel
Sebastian, J.; de la Cruz, E., "Comparison of high efficiency
half-bridge DC-DC converter for improved fidelity, higher
low output voltage forward topologies", Power Electronics
efficiency, and reliability.
Specialists Conference, PESC '94 Record., 25th Annual
It is a further object of this invention to provide a new
IEEE, 1994, pp. 887-894. Since the magnetic core is not
soft-switching topology that achieves soft-switching for all
symmetrically utilized due to leakage inductance, the topol- 50 the switches of the topology.
ogy requires a larger transformer.
According to the invention, there is provided a method of
The conventional half-bridge topology has the same numdriving a half bridge DC-DC converter comprising means
ber of switches as active-clamp forward topology but has
for duty cycle shifted control whereby zero-voltagebetter transformer utilization. The conventional symmetric
switching (ZVS) operation is possible and a new softPWM half-bridge topology is a popular approach for 55 switching DC-DC converter that can achieve softmedium power level applications even though both primary
switching for all its switches comprising an additional
switches operate at a hard switching condition, which limits
switching network across the input of the isolation transthe switching frequency due to increased switching losses.
former of the half bridge.
The complementary (asymmetric) control has been successFurther objects and advantages of this invention will be
fully applied to half-bridge DC-DC converters to achieve 60 apparent from the following detailed description of a presZVS for both the high-side switch and low-side switch using
ently preferred embodiment which is illustrated schematithe magnetizing current and the output inductor currents.
cally in the accompanying drawings.
See Pradeep Madhav Bhagwat, "Bias power having a
BRIEF DESCRIPTION OF DRAWINGS
gapped transformer component" U.S. Pat. No. 5,663,873,

PWM HALF-BRIDGE CONVERTER WITH
DUAL-EQUALLY ADJUSTABLE CONTROL
SIGNAL DEAD-TIME

1997; and P. Imbertson and N. Mohan, "Asymmetrical duty
cycle permits zero switching loss in PWM circuits with no
conduction loss penalty," IEEE Transaction on Power

65

Details of the invention, and of preferred embodiments
thereof, will be further understood upon reference to the
drawings, wherein:

US 6,836,414 Bl

3

4

FIG. 1 Illustrates a schematic Illustrative of the ConvenThe invention as disclosed herein involves two schemes
or topologies: (1) A new control scheme to be known as
tional Half-Bridge DC-DC Converter with the Current
"Duty-Cycle Shifted PWM Control" to be applied to the
Doubler Rectifier.
half-bridge DC-DC converter to achieve ZVS for one of
FIG. 2(a) shows the Waveforms of the Half-Bridge Isothe
switches without adding extra components and without
5
lated Converter with Conventional Symmetric Control.
adding asymmetric penalties of complementary control. The
FIG. 2(b) shows the Waveforms of the Half-Bridge Isoconcept of this new control scheme is shifting one of the
lated Converter with the Duty-Cycle-Shifted Control of the
two-channel symmetric PWM driving signals close to each
Invention.
other, while keeping the pulse-width-modulation (PWM)
FIG. 3 shows an example of the Modulation Circuits and 10 control mode. As a result, ZVS may be achieved because one
Waveforms for Duty-Cycle-Shifted PWM Control of the
switch turns on just after the other switch is turned off.
Invention.
Moreover, because the width of the two switches duty cycles
is kept equal, all corresponding components work at even
FIG. 3(a) shows the voltage waveforms of FIG. 3.
conditions with even stresses as the case in the symmetric
FIG. 4 shows the ZVS Half-Bridge DC-DC Converter15 control scheme; and (2) a new full Zero-Voltage-Switching
Topology of the Invention.
(ZVS) half-bridge DC-DC converter topology where ZVS
FIG. 5 illustrates the Waveforms of the ZVS Half-Bridge
is achieved for all switches by adding additional branch with
DC-DC Converter Topology of the Invention.
a switch across the isolation transformer primary side and by
FIG. 6(a) shows the experimental Waveforms of the
applying the Duty-Cycle Shifted PWM Control of the invenSwitches of the Duty-Cycle-Shifted PWM Controlled Half- 20 tion. The novel half-bridge direct current to direct current
Bridge Gate (Control) Signals of S 1 and S 2 .
(DC-DC) converter topology comprises: means for receivFIG. 6(b) shows the experimental Waveforms of the
ing an input voltage (Vin); means for outputting an output
switch of the Duty-Cycle-Shifted PWM Controlled Halfvoltage (Vo); two input capacitors; an upper switch conBridge Gate (Control) Signal Zero-Voltage-Switching of S2 .
nected to one of said input capacitors and a lower switch
FIG. 7(a) shows waveforms of the Transformer Primary 25 connected to the other of said input capacitors; a magnetic
isolation transformer connected between said means for
Voltage and Current for a conventional Symmetric Halfreceiving an input voltage (Vin) input voltage and means for
Bridge.
outputting an output voltage (Vo); and, a secondary rectifiFIG. 7(b) shows waveforms of the Transformer Primary
cation circuit which bridges across said two input capacitors.
Voltage and Current for the Duty-Cycle-Shifted Controlled
It would be useful to define the meanings of words and
30
Half-Bridge of the Invention.
phrases used herein and their applications before discussing
FIG. 8(a) shows Gate (Control) Signals for the Softthe novel control means and improved half-bridge power
Switching Topology of the Invention at a Switching Freof the invention including:
supply
quency of 500 kHz.
Zero-Voltage Switching (ZVS) is to shape the voltage
FIG. 8(b) shows the Transformer Primary Voltage and
waveform across switch and force it to drop to zero
Current Waveforms for the Soft-Switching Topology of the 35
before turning ON that switch to eliminate or minimize
Invention at a Switching Frequency of 500 kHz.
the turn ON losses of the switch;
FIG. 9(a) shows Waveform for ZVS of Switch S 1 of the
Zero-Current Switching (ZCS) is to shape the current
Soft-Switching Topology of the Invention at a Switching
waveform through the switch and force it to drop to
Frequency of 500 kHz.
zero before turning OFF that switch to eliminate or
40
FIG. 9(b) shows Waveform for ZVS of Switch S2 of the
minimize the turn OFF losses of the switch;
Soft-Switching Topology of the Invention at a Switching
soft-switching is to Turn ON or OFF the switch at ZVS or
Frequency of 500 kHz.
ZCS or both;
FIG. lO(a) shows Simulation waveforms of switch S 3 at
hard-switching is when the switch is not turned on or off at
ZVS and ZCS of the Soft-Switching Topology of the Inven- 45
ZVS or ZCS;
tion at a Switching Frequency of 500 kHz.
and, switches can be MOSFETs (Metal-Oxide Semiconductor Field-Effect Transistor) and each has an internal body
FIG. lO(b) shows the Experimental waveforms of switch
diode and junction capacitor.
S 3 at ZVS and ZCS of the Soft-Switching Topology of the
Reference should be made now to FIG. 1 that shows the
Invention at a Switching Frequency of 500 kHz.
50 conventional half-bridge DC-DC converter with a prior art
FIG. ll(a) shows Experimental Efficiency Comparison
current doubler rectifier. This conventional half-bridge conCurves Between the Conventional Symmetric Half-Bridge
verter consists of a primary side part and a secondary side
and the Duty-Cycle-Shifted PWM Controlled Half-Bridge
part, both coupled by isolation transformer T 120 of element
of the Invention at a Switching Frequency of 400 kHz.
120, and has input voltage Vin 105 and output voltage Vo
FIG. ll(b) shows Experimental Efficiency Comparison 55 between nodes 145Aand 145B. The primary side consists of
Curves Between the Conventional Symmetric Half-Bridge
two switch elements S 1 of element 115A and S 2 of element
and the Soft-Switching Topology of the Invention at a
115B and two capacitor elements C 1 110Aand C2 110B. The
Switching Frequency of 400 kHz.
two primary switches and the two capacitors are connected
in half bridge configuration as shown in FIG. 1. Lm and Lk
DETAILED DESCRIPTION OF PREFERRED
60 represent the magnetizing inductance and leakage inducEMBODIMENTS
tance of element 120 or T 120, respectively. The secondary
Before explaining the disclosed embodiments of the
side can be connected in several configurations such as a
present invention in detail, it is to be understood that the
center-tapped configuration, a full-bridge configuration, and
invention is not limited in its application to the details of the
a current doubler configuration. The discussion in this
particular arrangements shown since the invention is capable 65 disclosure will consider the half-bridge with a current douof other embodiments. Also, the terminology used herein is
bler secondary side for the example and not for limitation.
for the purpose of description and not of limitation.
The secondary side current doubler as shown in FIG. 1
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consists of two switch elements 130A and 130B with diodes
D 1 and D 2 as used in FIG. 1, two inductor elements L 1 125A
and L 2 125B, an output capacitor C 135 and load R 140.
Different half bridge topologies can be generated using
different control schemes to control switches S 1 115A and S 2
115B of FIG. 1. One of the prior art control (driving)
schemes is the conventional symmetric control scheme with
its related waveforms shown in FIG. 2(a) when applied to
the half bridge ofFIG.1. In FIG. 2 (a, b), Vgsi and Vgs2 are
the control signals for S 1 115A and S 2 115B, respectively
where logic 1 or high indicates that the switch is turned ON
while logic 0 or low indicates that the switch is turned OFF.
VAB is the voltage across the primary side between nodes A
and B of the isolation transformer T 120. iP is the transformer primary current and im is the transformer magnetizing inductance current in the direction shown in FIG. 1. iD 1
is the forward current through rectifier diode D 1 130. When
using the conventional symmetric control scheme of FIG.
2(a) to control the half-bridge of FIG. 1, S 1 115A and S 2
115B are turned ON and OFF at hard-switching causing
large switching losses that are proportional to the switching
frequency. Besides the hard switching, the conventional
symmetric control has a leakage-inductance-related disadvantage. During off-time period when both switches are off,
energy stored in the transformer leakage inductance can be
recycled to primary DC side through the body diode of the
switches. But because of the reverse recovery current of the
body diode, the oscillation between the transformer leakage
inductance and the MOSFET junction capacitance is significant in the primary side. To suppress the ringing, traditionally snubber circuits are necessarily added but the losses
dissipated in the snubber become dramatically large, especially at high input current and at high switching frequency.
FIG. 2(b) shows the key waveforms of the novel dutycycle-shifted control of the invention disclosed herein.
Based on the conventional symmetric duty cycle, S 2 115B
driving signal Vgs2 is shifted left close to the driving signal
Vgsi of S 1 115A as shown in FIG. 2(b). When S1 115A is
turned OFF, the leakage inductor Lk current and reflected
inductor current charge and discharge junction capacitors of
S 1 115Aand S 2 115B. After the voltage across S 2 115B drops
to zero, the body diode of S 2 115B conducts to carry current.
During the body diode conduction period, S 2 115B may be
turned on with ZVS. No ringing occurs during the transition
period. Moreover, the opposite shifting is possible to achieve
the ZVS for S 1 115A instead of S 2 115B by shifting Vgsl of
Sl 115A left close to the driving signal Vgs 2 of S2 115B.
FIG. 3 shows a modulation approach for the realization of
duty-cycle-shifted PWM control as an example and not for
limitation with FIG. 3(a) showing the voltage waveforms of
FIG. 3. The modulation circuit of FIG. 3 has two input nodes
305A and 305B and two output nodes 330A and 330B. The
voltage Ve at node 305Ais inverted to -Ve at node 315B by
circuit module 310. The voltage Ve at node 305A is compared to the Voltage Vsaw, which is the saw carrier waveform for modulation, at node 305B to generate control signal
Vgsl at node 330A via element 320. The voltage -Ve at node
315 is compared to the Voltage Vsaw at node 305B to
generate control signal Vgs2 at node 330B via element 325.
By modulating Ve and -Ve, driving signals for S 1 115A
and S 2 115B can be generated, respectively. Because the
falling time of the saw waveform is small, the falling edge
of S1 115A is always close to the rising edge of S 2 115B,
which guarantees the ZVS for S 2 115B (or ZVS for S 1 115A
if applied by opposite manner). This modulation method
differs from the conventional PWM method by the fact that
the direction of variation of the two duty cycles is opposite

as shown in FIG. 3 by the arrows. In other words, since Ve
and - Vc are symmetrically centered around zero, the duty
cycle of S 1 115A is regulated by moving its rising edge left
and right, while the duty cycle of S 2 115B is regulated by
moving its falling edge right and left, keeping S 1 115A and
S 2 115B with the same duty cycle.
Reference should be made now to FIG. 4, which shows
the Zero-Voltage-Switching Half-Bridge DC-DC Converter Topology of the Invention. The converter topology of
FIG. 4 is based on the half bridge topology of FIG. 1 with
an additional branch having a switch across the isolation
transformer primary side added to it.
The topology of FIG. 4 consists of a primary side with an
input voltage Vin of element 405, a secondary side with
output voltage Vo between nodes 445A and 445B and
isolated by isolation transformer T 420. Lm and Lk are the
magnetizing inductance and leakage inductance of the isolation transformer T 140, respectively. The primary side
consists of a half bridge and the additional switching network. The half bridge configuration includes elements 415A
and 415B, which contain switches S1 415A and S 2 415B
respectively, and capacitors C1 410A and C2 410B, respectively. The primary side consists of the additional switching
network that makes it novel. This switching network consists of elements 450 and 455. Element 455 contains an
active switch S3 455 with its body diode and junction
capacitor or extra capacitor across switch and element 450
is diode D 4 with its junction capacitor or extra capacitor
across the diode. Capacitors csl' cs2' Cs3 and CD4 may
include the total capacitance of the junction capacitance and
the added capacitance of housing elements 415A, 415B, 455
and 450, respectively. The additional switching network is
connected between nodes A and B across the primary side of
the isolation transformer T 420 as shown in FIG. 4.
The secondary side can be connected in several configurations such as a center-tapped configuration, a full-bridge
configuration and a current doubler configuration. The discussion in this invention will consider the half-bridge with
current doubler secondary side as exemplary and not as a
limitation. The secondary side current doubler as shown in
FIG. 1 consisted of two switch elements 130A and 130B
where diodes D 1 and D2 are used in FIG. 1, two inductor
elements 125A and 125B named as L 1 and L 2 respectively,
output capacitor element 135A named C and a load element 140 named K
In the topology of FIG. 4, the above referenced components have the same structure except that each is of the 400
series, e.g., in FIG. 4 R is identified as 440. Referring again
back to FIG. 1, ZVS of switch S2 is achieved by using the
duty-cycle-shifted control scheme of this invention
described earlier in this invention description. However,
switch S 1 115Astill operates at hard-switching condition. To
achieve ZVS for S 1 115A, the novel additional switching
network of elements 440 and 455 as shown in FIG. 4 is
introduced into the circuitry of the half-bridge of FIG. 1.
This will result in a topology with three switches, all of
them, S 1 115A, S 2 115B, and S 3 115A with ZVS operation
and surprisingly S3 also works under the ZCS operation.
FIG. 5 shows the driving scheme of the FIG. 4 invention
topology and its main waveforms. In FIG. 5, Vgsi and Vgs2
are the control signals for S 1 and S 2 respectively and Vgs3 is
the control signal for S3 of the additional network, where
logic 1 or high indicates that the switch is turned ON while
logic 0 or low indicates that the switch is turned OFF. iP is
the transformer primary current in the direction shown in
FIG. 5. VAB is the voltage across the isolation transformer T
primary side between nodes A and B.
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The soft-switching operation is described as follows:
and current stresses are the same. Although the voltage
Energy stored in leakage inductance Lk of the isolation
waveform applied to the transformer is different, the
transformer T can be used to discharge the junction capacivoltage-second value and magnetizing B-H (flux densitytances of the switches to achieve ZVS. Switch S 3 and diode
magnetizing force) loop of transformer are the same. The
D 4 are added to provide a path for the leakage inductance 5 peak and rms (root-mean-square) values of input and output
current during the period when both S 1 and S 2 are OFF, to
currents flowing through the transformer are also the same
be called OFF-time interval. In other words, leakage inducfor both schemes. Hence, the invented duty-cycle-shifted
control and the invented full soft-switching topology make
tance stored energy is trapped during the OFF-time interval
no difference in the characteristics and design of the isolauntil it is needed. As shown in FIG. 5, before S 1 is turned
ON, S3 is turned OFF to release the trapped energy in the 10 tion transformer compared to the conventional scheme.
leakage inductance to discharge capacitance voltage across
On the secondary side, even though the currents through
S 1 furthermore creating ZVS for the switch S 1 .
rectifiers (diodes) have different waveforms in the two
To simplify the description of the operation of FIG. 4
control approaches, the peak and rms values of the wavetopology, the operation can be divided into several modes of
forms are equal. Moreover, the inductors voltage-second
operation. Referring to FIG. 5 in addition to FIG. 4, the main 15 value and current peak and rms values are the same for both
modes of operation can be described as follows:
control approaches, hereinafter called schemes.
Therefore, the voltage and current stresses for the
Mode 1 [t0 t 1 ]: Before this interval (t<t0 ), S 1 was ON, the
secondary-side switches and inductors are the same for both
transformer primary current iP was positive, and the secondschemes. Consequently, there is no stress penalty added
ary side diode D 1 was reverse-biased. At t=t0 , Sl is turned
OFF, causing the current iP to charge Cs1 and discharge C52 , 20 using the invention schemes. But, the advantage of minimizing the losses is achieved to operate at higher switching
the capacitors of S 1 and S2 respectively. When the voltage
frequency with higher efficiencies. Operating at higher
across Cs2 is discharged to zero, the body diode of S 2
switching frequency is preferred for reasons such as miniconducts to carry the current, which provides ZVS condition
mizing the magnetic components and capacitors size to
for switch S 2 . During this period, secondary side current i 1
and i2 freewheel through D 1 and D 2 , respectively.
25 achieve higher power density. Operating with higher effiMode 2 [t3 t5 ]: S 1 is turned ON with ZVS at t=t 1 , which
ciencies reduce the heat generated by the converter and
causes the tra~sformer leakage inductance current to reset to
allows higher power density and smaller size packaging.
To experimentally verify the improvement made by this
zero and reverse-charged. When the primary transformer
invention, a prototype with 3.3V output voltage, 25 A
current reaches the reflected current of i2 , diode D 2 is
blocked and the inductor L 2 is charged. At t=t2 , switch S 3 is 30 full-load current, and 36V-75V input voltage range was
turned ON with ZCS, because D 4 is reverse-biased and no
built to evaluate the two methods of this invention, namely,
current can go through S 3 until S 2 is turned OFF. When the
the duty-cycle-shifted PWM control method, and the new
capacitance of CD 4 is greater than that of C 53 , switch S3 can
full soft-switching topology with the additional switching
be also turned ON at ZVS.
network. It must be noted that the objective of this prototype
Mode 3 [t3 t5 ]: At t=t3 , when S 2 is turned OFF, the 35 is to compare the conventional method of the prior art to the
primary transf~rmer current ip discharges C 51 and charges
invention methods relative to each other under the same
experimental conditions, and it is not to limit the perforC 51 . At t=t 4 , the voltage across C 51 is equal to the voltage
mance of this invention to the results obtained by this
across C2 , which forces the current to flow through D 4 and
S 3 . After this time, the transformer goes into a freewheeling
prototype since better results can be achieved using better
interval. At the secondary side, inductor L 1 and L 2 currents 40 devices and packaging techniques.
freewheel through D 1 and D 2 , respectively.
Using the same experimental prototype, three topology
Mode 4 [t5 t 6 ]: At t=t 5 , S 3 is turned OFF, causing C 52 and
methods have been tested and evaluated: the conventional
symmetric half-bridge of the prior art; the duty-cycle-shifted
C 53 to be chitrged and C 51 to be discharged. When C 51 is
PWM controlled half-bridge of this invention; and, the
discharged to zero, the body diode of S 1 conducts to recycle
the energy of the transformer leakage inductance.
45 duty-cycle-shifted PWM controlled new full soft switching
Mode 5 [t 6 t7 ]: At t=t 6 , S 1 is turned ON with ZVS, and
half-bridge topology with the additional switching network.
The resulting data is hereafter set forth in FIG. 6-FIG. 11.
then the leakage inductance current is reset to zero and
FIG. 6(a, b) shows the experimental waveforms of the
reverse-charged. When the transformer primary current ip
primary-side switches when duty-cycle-shifted control
increases to the reflected current of i1 to the primary side, D 1
is blocked and the converter starts to deliver power to the 50 scheme of the invention is applied to the half bridge. FIGS.
output.
6(a) and (b) show gate (control) signals for both switches S 1
Because the load current reflected in the primary side is
and S 2 , and zero-voltage-switching waveforms of S 2 ,
used to achieve the ZVS of S 2 , the realization of ZVS is easy
respectively.
to obtain. zvs of sl is achieved by the leakage inductance
FIG. 7(a,b) shows the transformer primary voltage and
current. S3 can be turned on at any time during the interval 55 current at full load with 48V input voltage in both cases
when S 2 is ON. Control signal of S 3 is easily obtained by
when the conventional symmetric control of the prior art is
inverting the gate (control) signal of S 1 .
used (see FIG. 7(a)) and when the duty-cycle-shifted control
Since soft-switching is achieved for all switches, the
of the invention is applied to the half-bridge (see FIG. 7(b)).
switching losses are greatly minimized. Furthermore, the
FIG. 8(a,b) shows the experimental gate signals of the
energy stored in the transformer leakage inductance is 60 primary-side switches (FIG. 8(a)) and transformer primaryside voltage and current waveforms (see FIG. 8(b)) at
recycled to input DC bus or utilized for ZVS operation of the
full-load at a switching frequency of 500 KHz for the new
switches. Therefore, switching-frequency-related losses are
reduced significantly, which provides converters potential to
soft-switching topology with additional switching network
operate at higher frequencies and higher efficiency.
of the invention.
Comparing the novel control approach of the invention, 65
FIG. 9(a,b) shows the gate signals and drain-to-source
the duty-cycle-shifted PWM control, with the conventional
voltage of switch S 1 (see FIG. 9(a)) and S 2 (see FIG. 9(b))
symmetric control, in the primary side, the switch voltage
for the new soft-switching topology with additional switch-
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ing network of the invention. It is clear that both S 1 and S 2
across it decays to zero whereby both its switching losses is
reduced as well as said isolation transformer leakage inducare turned ON at ZVS. The switching frequency is 500 KHz.
tance related losses.
FIG. lO(a,b) shows the ZVS and ZCS switching of switch
7. The half-bridge DC-DC converter of according to
S 3 . From the simulation waveforms of FIG. lO(a), S 3 is
turned ON at ZVS and ZCS. The ZVS of S 3 is also verified 5 claim 1 wherein a third middle switch and diode is connected across the isolation transformer primary side between
by the experimental waveforms shown in FIG. lO(b).
a connection node of the upper and lower switches and a
Consequently, experimental waveforms verify that all
connection
node of the two input capacitors.
primary-side switches operate at ZVS, and leakage8. The half-bridge DC-DC converter of according to
inductance-related ringing and reverse recovery problem in
claim 7 wherein a control signal of pulse width modulation
the primary side are greatly reduced. Therefore, higher 10
of the upper switch is delayed at the falling edge of one
efficiency and the ability for operation at higher switching
signal while accelerating commencement of the rising edge
frequency is obtained with the topology and control scheme
of the lower switch while the middle switch is driven by a
of the two inventions. The switching frequency is at 500
control signal that turns it ON any time during the ON period
KHz.
of the upper switch, and turns it OFF just before turning ON
FIG. ll(a,b) shows plots of the experimental efficiency 15 the lower switch.
curves at a switching frequency of 400 KHz. FIG. ll(a)
9. The half-bridge DC-DC converter of according to
compares the efficiency between the conventional symmetclaim 7 wherein the upper switch is turned ON directly after
ric half-bridge and the duty-cycle-shifted PWM controlled
turning OFF the lower switch causing the upper switch to be
half-bridge of the invention. FIG. ll(b) compares the effiturned ON after the voltage across it drops to zero while the
ciency between the conventional symmetric half-bridge and 20 middle switch is driven by a control signal that turns it ON
any time during the ON period of the upper switch, and turns
the new soft-switching topology of the invention.
it OFF just before turning ON the lower switch.
While the invention has been described, disclosed, illus10. The half-bridge DC-DC converter of according to
trated and shown in various terms of certain embodiments or
claim 7 wherein the upper switch is turned ON directly after
modifications which it has presumed in practice, the scope
of the invention is not intended to be, nor should it be 25 the voltage across it decays to zero whereby both its switching losses is reduced as well as said isolation transformer
deemed to be, limited thereby and such other modifications
leakage inductance related losses while the middle switch is
or embodiments as may be suggested by the teachings herein
driven by a control signal that turns it ON any time during
are particularly reserved especially as they fall within the
the ON period of the upper switch, and turns it OFF just
breadth and scope of the claims here appended.
30 before turning ON the lower switch.
What is claimed is:
11. The half-bridge DC-DC converter of according to
1. A half-bridge direct current to direct current(DC-DC)
claim 7 wherein said middle switch is turned ON after both
converter comprising:
the voltage and current across it and through it decays to
(a) means for receiving an input voltage (Vin);
zero whereby it results in both Zero-Current Switching
(b) means for outputting an output voltage (Vo);
35 (ZCS) and Zero-Voltage Switching (ZVS) turn ON condi(c) two input capacitors;
tion.
(d) an upper switch connected to one of said input
12. A method of driving a half bridge zero-voltagecapacitors and a lower switch connected to the other of
switching (ZVS) direct current to direct current converter
said input capacitors:
comprising the steps of:
(e) a magnetic isolation transformer connected between 40
modifying pulse width of individual control pulses within
said means for receiving an input voltage(Vin) input
a dead time of a control signal, wherein said converter
voltage and means for outputting an output voltage
is modified by an additional circuit across the input of
(Vo); and,
an isolation transformer with a series connected auxiliary switch with its junction capacitor and connected
(f) a secondary rectification circuit which bridges across
diode with its junction capacitor to provide for ZVS.
said two input capacitors, wherein pulse width modu- 45
lation of the upper switch is delayed at the falling edge
13. The method of claim 12 wherein reversible means are
of one signal while accelerating commencement of the
provided for delaying pulse width modulation of a lower
rising edge of the lower switch.
switch at a falling edge of one signal while accelerating
2. The half-bridge DC-DC converter of claim 1 wherein
commencement of a rising edge of an upper switch.
the upper switch is turned ON directly after turning OFF the 50
14. The method of claim 12 wherein pulse width modulower switch causing the upper switch to be turned ON after
lation of the upper switch is delayed at the falling edge of
one signal while accelerating commencement of the rising
the voltage across it drops to zero.
3. The half-bridge DC-DC converter of claim 1 wherein
edge of the lower switch.
15. The method of claim 12 wherein the upper switch is
the upper switch is turned ON directly after the voltage
across it decays to zero whereby both its switching losses is 55 turned ON directly after the voltage across it decays to zero
reduced as well as said isolation transformer leakage inducwhereby both its switching losses is reduced as well as said
tance related losses.
isolation transformer leakage inductance related losses.
4. The half-bridge DC-DC converter of claim 1 wherein
16. The method of claim 12 wherein the upper switch is
pulse width modulation of the lower switch is delayed at the
turned ON directly after the voltage across it decays to zero
falling edge of one signal while accelerating commencement 60 whereby both its switching losses is reduced as well as said
of the rising edge of the upper switch.
isolation transformer leakage inductance related losses.
5. The half-bridge DC-DC converter of claim 1 wherein
17. A half bridge zero voltage-switching (ZVS) direct
current to direct current (DC-DC) converter comprising an
the lower switch is turned ON directly after turning OFF the
upper switch causing the lower switch to be turned ON after
additional circuit across the input of an isolation transformer
65 with a series connected auxiliary switch with its junction
the voltage across it drops to zero.
6. The half-bridge DC-DC converter of claim 1 wherein
capacitor and connected diode with its junction capacitor to
the lower switch is turned ON directly after the voltage
provide for ZVS.
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18. A half-bridge direct current to direct current(DC(f) a secondary rectification circuit which bridges across
said two input capacitors, wherein pulse width moduDC) converter comprising:
lation of the lower switch is delayed at the falling edge
(a) means for receiving an input voltage (Vin);
of one signal while accelerating commencement of the
(b) means for outputting an output voltage (Vo);
rising edge of the upper switch.
5
(c) two input capacitors;
19. A method of driving a half bridge zero-voltage(d) an upper switch connected to one of said input
switching (ZVS) direct current to direct current converter
capacitors and a lower switch connected to the other of
comprising the steps of:
said input capacitors:
delaying pulse width modulation of a lower switch at a
(e) a magnetic isolation transformer connected between 10
falling edge of one signal while accelerating commencement of a rising edge of an upper switch.
said means for receiving an input voltage(Vin) input
voltage and means for outputting an output voltage
(Vo); and,
* * * * *

